Synopsys Design Compiler Tutorial 2021 -

Constraints guide Design Compiler on how aggressively to optimize the circuit. These are written using Synopsys Design Constraints (SDC) syntax. Clock Constraints

set_output_delay -clock clk -max 2.5 [get_ports data_out*] synopsys design compiler tutorial 2021